Abstract-In this paper a single-ended fully integrated Si/SiGe HBT amplifier working at a center frequency of 79 GHz is presented. The amplifier consists of three cascode stages. A trimmable line technique and an efficient DC filtering network were used. The amplifier shows a maximum measured gain of 13.2 dB at exactly 79 GHz and an excellent reverse isolation of more than 40 dB over the whole measured frequency range. Its performance was measured at different temperatures, showing a decrease of 5.3 dB in gain between room temperature and 85
I. INTRODUCTION
Until recently, millimeter-wave applications such as 77/ 79 GHz automotive radars were implemented using III-V semiconductors technologies such as GaAs field effect transistors. However, these technologies are not well suited for mass market scale-up due to their high cost and low integration density. Such issues can be mediated using Si/ SiGe heterojunction bipolar transistors (HBTs). With the use of these processes, the goal for the circuit designer is to use efficient topologies to obtain high performance and compact ICs.
SiGe technology offers the possibility of monolithic integration with CMOS circuit blocks in commercially available SiGe:C BiCMOS processes to allow system-on-a-chip (SoC) solutions. With this technology, applications can be targeted such as the 60 GHz ISM-band, 77/ 79 GHz long range and short range automotive radar or even higher frequency bands. SiGe circuits working at millimeter wave frequencies have frequently been published, e.g. around 60 GHz in [1] , [2] and around 77-81 GHz in [3] , [4] , [5] . A critical challenge for ICs designed for automotive applications is the necessary operation over a wide temperature range. Only a few publications on circuit performance at elevated temperature and at higher frequencies can be found in the literature, e.g. [6] . This paper presents the successful monolithic integration of an amplifier at 79 GHz in a commercially available SiGe:C BiCMOS technology, with measurements at room temperature (27
• C), as well as 50
• C and 85 • C.
II. SIGE:C BICMOS TECHNOLOGY
The circuits were designed in IHP's 0.25 µm SiGe:C BiCMOS technology SG25H1 which offers transit frequencies f T around 200 GHz [7] . In this process the HBT module is introduced after the gate spacer formation and before CMOS source/drain implantation. The bipolar module is constructed without epitaxially-buried subcollector and deep trenches. Particularly, its key device features are the formation of the whole HBT structure in one active area without shallow trench isolation (STI) between emitter and collector contacts and the complete lateral enclosure of the highly doped collector wells by STI side walls. The resulting shrink in device dimensions reduces collector resistance and parasitic capacitances significantly. The standard HBTs have a drawn emitter width of 0.21 µm, f t / f max values of 190/ 190 GHz (at V CE = 1.5 V) and a breakdown voltage BV CEO = 1.9 V. For inductors the 2 µm thick fourth aluminium metal layer can be used. The silicon nitride MIM capacitor has a capacitance density of 1 fF/µm 2 . Four different types of resistors and a metal system of four layers (with an optional fifth layer, which was not used for this design) are available as well.
III. TRANSMISSION LINES
The metal system of the used technology consists of four aluminium layers embedded in silicon dioxide and covered by a nitride passivation. In fig. 1 a detailed cross section of the top and bottom metal can be seen. Thin-film microstrip lines (TFMSL) are used to realize transmission lines in this metal system, with the ground plane at the first metal layer and the conductor line at the fourth metal layer. The TFMSL is very similar to a conventional microstrip line (MSL), except for the far smaller dielectric spacing between the conductor metal and the ground metal layer, which brings the thickness of the conductor metal in the range of the thickness of the dielectric spacing. Another difference to MSL is the full embedding of the conductor metal in dielectric material. To create suitable transmission line models, electromagnetic field simulations with different width and length dimensions were performed to investigate various geometries. The characteristic impedances Z and the complex propagation coefficients γ of the simulated and modelled lines were determined with the method proposed in [8] . This method uses an even-oddmode excitation, where
is the even-mode S-parameter and
is the odd-mode S-parameter. Then the characteristic impedance
and the complex propagation constant
can be derived, where l is the length of the simulated or modelled line. With the help of γ = α + jβ the attenuation coefficient α and the phase coefficient β can be seperated. From β, the phase velocity v ph follows as
where f is the frequency, c 0 is the speed of light and r,eff is the effective relative dielectric constant. Because of its similarity with standard microstrip lines, a model of the TFMSL was performed using a slight modification of the MSL model provided in the library of Advanced Design System (ADS) from Agilent. It was seen that by increasing the permittivity and the length of the given model a good agreement between EM simulation and modified model was obtained. The remaining parameters (dielectric and metal thicknesses, conductivity, conductor width, ...) did not have to be modified. Table I A comparison between modelled and simulated line can be seen in fig. 2 for the characteristic impedance of 47 Ω on a line with 7 µm width and 500 µm length. 
IV. CIRCUIT TOPOLOGY AND LAYOUT
Among the different options for the gain cells, a three-stage cascode topology was chosen because of its high gain and good reverse isolation, and was biased with a current mirror structure. The schematic of the individual stage can be seen in fig. 3 , where T 3 and T 4 forms the cascode and T 1 and T 2 the current mirrors of the biasing part. Current mirror biasing for both transistors was chosen, because it is more suitable for varying temperatures compared to resistor based biasing techniques. The capacitance C 1 provides an AC grounding for transistor T 3 . As load and output matching components, the TFMSL and the capacitance C 2 were used. It was found that with these two components only, a matching to 50 Ω as well as between the stages could be achieved. In addition, the capacitance C 2 galvanically separates the stages. The input matching of the first cascode stage was achieved by the input capacitance C in and the transmission line TFMSL in . Because of the presence of a ground shield in the lower metal below the input and output pads, they were approximated during the design using a simple parallel plate assumption
where A is the area of the pad and d is the distance between pad and ground plane. For the output pad capacitance the matching network of the last cascode stage itself can be used. The TFMSL of the shorting network consists of an extended U-shape with crossing bars placed in between as proposed in [9] . This ladder structure can be cut on-chip by a focused ion beam, a laser cutter or a micromanipulator to give the chip a wide range of possible line lengths without further redesigns. This makes the circuit trimmable and was used to counterbalance the inaccuracy of the line models. The chip is designed for a single supply voltage, but, by cutting the connecting metal between the DC pads, each of the three stages could be supplied separately (which was not necessary here). As proposed in [10] , efficient interstage decoupling as well as DC blocking is provided on chip. Therefore large parallel blocking capacitances were placed on-chip between the power supply branches of each stage to provide a good RF isolation. Furthermore a high density of substrate contacts was placed to reduce crosstalk via the substrate path. For the same reason the pads were shielded by a ground metallization below the pads. The circuit is fully integrated on a single chip. A picture of the amplifier can be seen in fig. 4 . The chip has a die area of 525 x 500 µm 2 including the supply and measurement pads. 
A. Small-Signal Measurements
The small signal measurements were performed on-wafer with a 110 GHz network analyzer using GSG-probes with a pitch of 100 µm. The measured S-parameters of the amplifier at room temperatur (27
• C) can be seen in fig. 5 . The maximum gain of the amplifier is 13.2 dB at exactly 79 GHz. Because of the cascode topology and the isolation techniques used, the amplifier shows an excellent reverse isolation of better than 40 dB over the whole frequency band. The output matching at the targeted frequency of operation is better than -10 dB, while the maximum of the input return loss shows a shift to lower frequencies. The reason for this might be explained by an underestimation of the pad capacitance and TFMSL inductance. This was mediated at the output by using a different TFMSL length, but the same technique could not be performed at the input. 
B. Measurements Over Temperature
To investigate the suitability of the amplifier circuit with varying temperature, the IC was measured with the same setup at 50
• C and 85
• C using a heatable wafer chuck. The measured transmission can be seen in fig. 6 . At increasing temperature the gain at 79 GHz is decreasing from 13.2 dB at 27
• C, to 11 dB at 50
• C and 7.8 dB at 85 • C. The temperature affects mostly the gain, the influence on the other S-parameters is comparably small. This can be seen in fig. 7 for the reflection coefficients S 11 and S 22 . The influence of temperature on reverse isolation S 12 is neglectable. Because the provided biasing technique was not sufficient to compensate the influence of temperature, a different solution will have to be provided in the future. 
C. Linearity Measurements
Additionally linearity measurements at 79 GHz were performed on-wafer. The -1 dB input compression point was measured at -15 dBm which can be seen in fig. 8 . The circuits power consumption is 52 mW at a 2.7 V voltage supply. VI. CONCLUSION In this paper an amplifier operating at 77-79 GHz is presented. The amplifier consists of a three stage cascode topology and is fully integrated using a commercially available SiGe:C BiCMOS technology. The layout includes variable matching lines to allow tuning of the frequency, as well as a DC filtering and isolation network to prevent unwanted coupling between the stages. The measurements of the amplifier show a high gain of 13.2 dB at 79 GHz, an excellent reverse isolation of 40 dB over the whole measured range and an input compression point of -15 dBm. The circuit performance was measured over a wide temperature variation in order to verify the behaviour of the IC under critical environment.
